



#4

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:)
HENDERSON ET AL.)
)
Serial No. 09/932,822)
)
Confirmation No. 4519)
)
Filing Date: August 17, 2001)
)
For: MODIFICATION OF COLUMN FIXED)
PATTERN NOISE IN SOLID STATE)
IMAGE SENSORS)
)

TRANSMITTAL OF CERTIFIED PRIORITY DOCUMENT

Director, U.S. Patent and Trademark Office
Washington, D.C. 20231

Sir:

Transmitted herewith is a certified copy of the
priority United Kingdom Application No. 0020280.4.


Respectfully submitted,

MICHAEL W. TAYLOR
Reg. No. 43,182
Allen, Dyer, Doppelt, Milbrath
& Gilchrist, P.A.
255 S. Orange Avenue, Suite 1401
Post Office Box 3791
Orlando, Florida 32802
Telephone: 407/841-2330
Fax: 407/841-2343
Attorney for Applicants

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being
deposited with the United States Postal Service as first class
mail in an envelope addressed to: DIRECTOR, U.S. PATENT AND
TRADEMARK OFFICE, WASHINGTON, D.C. 20231, on this 13th day of
November, 2001.

THIS PAGE BLANK (USPTO)



I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.

M. C. C.

16 August 2001

THIS PAGE BLANK (USPTO)



INVESTOR IN PEOPLE

GB0020280.4

By virtue of a direction given under Section 30 of the Patents Act 1977, the application is proceeding in the name of


STMICROELECTRONICS LIMITED
Incorporated in the United Kingdom
Plannar House
Parkway
Globe Park
MARLOW
Bucks
SL7 1YL
United Kingdom

[ADP No. 07460272002]

THIS PAGE BLANK (USPTO)

Request for grant of a patent

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)



The Patent Office

Cardiff Road
Newport
South Wales
NP9 1RH

1. Your reference

P25275/TCO/JCO

2. Patent application number

(The Patent Office will fill in this part)

0020280.4

18 AUG 2000

3. Full name, address and postcode of the or of each applicant (underline all surnames)

WEST Vision Limited
Avison House
31 Pinkhill
EDINBURGH
EH12 7BF

Patents ADP number (if you know it)

If the applicant is a corporate body, give the country/state of its incorporation

United Kingdom

SECTION 30 (1977 ACT) APPLICATION FILED
726 030001

4. Title of the invention

"Modification of Column Fixed Pattern
Column Noise in Solid State Image
Sensors"

5. Name of your agent (if you have one)

"Address for service" in the United Kingdom
to which all correspondence should be sent
(including the postcode)

Murgitroyd & Company

373 Scotland Street
GLASGOW
G5 8QA

Patents ADP number (if you know it)

1198013

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number

Country

Priority application number
(if you know it)

Date of filing
(day / month / year)

-

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application

Number of earlier application

Date of filing
(day / month / year)

-

8. Is a statement of inventorship and of right to grant of a patent required in support of this request? (Answer 'Yes' if:

- a) any applicant named in part 3 is not an inventor, or
 - b) there is an inventor who is not named as an applicant, or
 - c) any named applicant is a corporate body.
- See note (d))

Yes

Patents Form 1/77

9. Enter the number of sheets for any of the following items you are filing with this form.
Do not count copies of the same document

Continuation sheets of this form -

Description 19

Claim(s) 3

Abstract -

Drawing(s) 6

10. If you are also filing any of the following, state how many against each item.

Priority documents -


Translations of priority documents -

Statement of inventorship and right to grant of a patent (Patents Form 7/77) -

Request for preliminary examination and search (Patents Form 9/77) -

Request for substantive examination (Patents Form 10/77) -

Any other documents -
(please specify)

11.	I/We request the grant of a patent on the basis of this application.	
	Signature 	Date
	Murgitroyd & Company	17 August 2000
12. Name and daytime telephone number of person to contact in the United Kingdom	JOHN COOPER	0141 307 8400

Warning

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent for the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

Notes

- If you need help to fill in this form or you have any questions, please contact the Patent Office on 0645 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have answered 'Yes' Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.

1 "Modification of Column Fixed Pattern Column Noise in
2 Solid State Image Sensors"

3
4 The present invention relates to techniques for
5 ameliorating the effects of column fixed pattern noise
6 in solid state image sensors of the type comprising a
7 matrix of photoelectric conversion elements ("pixels",
8 typically comprising photodiodes, for example, in an
9 image sensor implemented using CMOS technology). The
10 techniques of the invention result in column fixed
11 pattern noise being modulated (or dithered) in a manner
12 which makes the noise less apparent to the eye and
13 which facilitates subsequent cancellation of the noise.

14
15 In an image sensor of this general type, the pixels are
16 arranged in rows and columns and each pixel has a read
17 switch which connects the pixel to a vertical line.
18 Horizontal control lines activate the read switches of
19 a row of pixels. These lines are pulsed in sequence in
20 order to read the light dependent pixel voltages onto
21 the vertical lines. A vertical shift register or
22 decoder is commonly used to generate the read pulse

1 sequence. The voltages on the vertical column lines
2 then pass through a set of elements, one per column,
3 which process the pixel output signals. Typical
4 operations performed by the column elements include
5 storage, amplification, buffering and analog-digital
6 (AD) conversion.

7
8 The column elements add noise in the form of offset
9 voltages to the pixel voltages. The offsets added by
10 each column element vary randomly from column element
11 to column element, substantially the same offset being
12 applied to each pixel in a given column. This results
13 in vertical shading of the output image, known as
14 "column fixed pattern noise" ("column FPN"). The main
15 sources of the offsets are mismatches in the charge
16 injection of the sampling switches and amplifier
17 offsets.

18
19 It is known to remove column FPN by calibrating the
20 image sensor to compensate for the offsets which give
21 rise to column FPN. The sensor is calibrated by
22 applying a known voltage to the inputs of each column
23 element. The resulting column outputs allow the offset
24 for each column to be measured and stored. The
25 measured offsets can subsequently be subtracted from
26 the pixel outputs by analog or digital means. The
27 calibration operation can be performed once per line or
28 once per field. If it is performed once per line, it
29 reduces the time available for pixel conversion. If it
30 is performed once per field, then care must be taken
31 that random thermal noise does not affect the results
32 and that calibration is not influenced by effects not

present during normal pixel readout. Such techniques necessarily increase the cost of the sensors.

Solid state image sensors are commonly combined with an analog-digital-conversion ("ADC") function. Two ADC architectures are in common use: per-chip ADC and per-column ADC. In the former, a single high-speed ADC is used to convert all column pixel outputs downstream of the column elements. In the latter, a low speed ADC is incorporated into each column, suitably as part of the column element, so that the analog values of each pixel output voltage of each row are converted in parallel.

Fig. 1 illustrates a conventional per-chip ADC solid state image sensor architecture, comprising a matrix of pixels 10 (a 3x3 matrix is shown for the purposes of illustration, the actual matrix would normally be much larger), associated read switches 12, vertical shift register (decoder) 14, column element circuits 16 and horizontal shift register (decoder) 18. An analog readout bus 20 is connected to the single ADC 22. The ADC may be external ("off-chip"), in which case the analog pixel signals must be driven off-chip, which often requires extra buffering. Alternatively, the ADC may be integrated on-chip with the rest of the sensor, improving speed and power consumption and reducing overall cost. The column elements 16 typically comprise storage capacitors, buffer amplifiers and access switches driven by the horizontal decoder 18. The storage elements hold the pixel voltages ready for conversion by the ADC 22. Buffer amplifiers are required to drive the readout bus 20 and ADC input

capacitance. Charge injection of the sampling switches and amplifier offset both contribute to column FPN.

Fig. 2 illustrates a conventional per-column ADC solid state image sensor architecture, again comprising a matrix of pixels 10, read switches 12, vertical decoder 14, column element circuits 24, incorporating per-column ADC, and horizontal decoder 18. A digital readout bus 26 provides the sensor output. The column elements 24 include ADC elements, typically comprising sampling capacitors, reference voltage input (REF), comparator and digital storage elements. The storage elements hold the pixel voltages for comparison with the reference by the comparator. Charge injection of the sampling switches and amplifier offset again contribute to column FPN.

It is an object of the present invention to provide improved techniques for cancelling column FPN in solid state image sensors which do not add significantly to the cost of the sensor and which are suitable for implementation in CMOS-type image sensors.

In accordance with a first aspect of the invention, there is provided a method of operating a solid state image sensor of the type comprising an array of photosensitive pixels arranged in rows and columns and in which pixel data signals are read out from said pixels via column circuits which introduce column fixed pattern noise to said signals, comprising the steps of selectively inverting said signals input to said column

1 circuits and reversing said inversion following output
2 from said column circuits.

3

4 In certain embodiments, said selective inversion is
5 applied to alternate rows of said pixel data. In other
6 embodiments, said selective inversion is applied to
7 alternate groups of rows of said pixel data,
8 particularly alternate pairs of rows of said pixel
9 data.

10

11 In certain embodiments, said selective inversion is
12 applied differently to different frames of said pixel
13 data. For example, a first selective inversion scheme
14 is applied to alternate frames and a second selective
15 inversion scheme opposite to said first selective
16 inversion scheme is applied to intervening frames.

17

18 In certain embodiments, the method preferably further
19 includes the step of selectively switching outputs from
20 adjacent columns between adjacent column output
21 channels prior to said selective inversion of said
22 signals input to said column circuits.

23

24 In accordance with a second aspect of the invention,
25 there is provided a solid state image sensor of the
26 type comprising an array of photosensitive pixels
27 arranged in rows and columns and in which pixel data
28 signals are read out from said pixels via column
29 circuits which introduce column fixed pattern noise to
30 said signals, further including means for selectively
31 inverting said signals input to said column circuits

1 and means for reversing said inversion following output
2 from said column circuits.

3
4 In certain embodiments, said means for selectively
5 inverting said signals includes a first chopping
6 circuit included in each column at the input to each
7 column circuit.

8
9 Where the sensor is of the active pixel type in which
10 pixel signal voltages and reset voltages are input to
11 said column circuits, said means for selectively
12 inverting said signals input to said column circuits
13 may comprise switch means and control means associated
14 therewith for sampling said pixel signal voltages and
15 reset voltages.

16
17 Preferably, said means for reversing said inversion
18 comprises at least one output chopper circuit. In
19 certain embodiments, each column of said array includes
20 an output chopper circuit.

21
22 In certain embodiments, each column circuit includes
23 analog-to-digital conversion means and said output
24 chopper circuit comprises digital inversion means.

25
26 Preferably, said selective inversion and re-inversion
27 is controlled by a common chopping signal.

28
29 In certain embodiments, the sensor further includes
30 means for selectively switching outputs from adjacent
31 columns between adjacent column output channels prior

1 to said means for selectively inverting said signals
2 input to said column circuits.

3
4 In accordance with a third aspect of the invention,
5 there is provided an imaging system incorporating a
6 solid state image sensor in accordance with the second
7 aspect of the invention.

8
9 In accordance with a fourth aspect of the invention,
10 there is provided a camera incorporating a solid state
11 image sensor in accordance with the second aspect of
12 the invention.

13
14 Embodiments of the invention will now be described, by
15 way of example only, with reference to the accompanying
16 drawings in which:

17
18 Fig. 1 illustrates a conventional solid state image
19 sensor having a per-chip ADC architecture;

20
21 Fig. 2 illustrates a conventional solid state image
22 sensor having a per-column ADC architecture;

23
24 Fig. 3 illustrates an embodiment of a solid state image
25 sensor having a per-chip ADC architecture in accordance
26 with the present invention;

27
28 Fig. 4 illustrates an embodiment of a solid state image
29 sensor having a per-column ADC architecture in
30 accordance with the present invention;

31

1 Fig. 5 illustrates a chopper circuit for use in
2 accordance with the present invention;

3
4 Fig. 6 illustrates an embodiment of a circuit for
5 implementing column FPN reduction in accordance with
6 the present invention;

7
8 Fig. 7 illustrates a further embodiment of a circuit
9 for implementing column FPN reduction in accordance
10 with the present invention; and

11
12 Fig. 8 illustrates an embodiment of a combined column
13 circuit and multiplexer for implementing column FPN
14 reduction in accordance with the present invention.

15
16 Referring now to the drawings, Fig. 3 shows an
17 embodiment of a solid state image sensor with a per-
18 chip ADC architecture, similar to that of Fig. 1, but
19 modified to implement a column FPN reduction technique
20 in accordance with the present invention. As in Fig. 1,
21 the sensor comprises a matrix of pixels 100, associated
22 read switches 102, vertical shift register (decoder)
23 104, column element circuits 106, horizontal shift
24 register (decoder) 108, analog readout bus 110 and ADC
25 112. In addition, each column includes a first chopper
26 circuit 114 upstream of the respective column element
27 106, and the readout bus 110 includes a second chopper
28 circuit 116 downstream of the column elements 106 and
29 prior to the ADC 112. The operation of the chopper
30 circuits 114 and 116 is controlled by a common CHOP
31 signal circuit 118.

32

1 Fig. 4 shows an embodiment of a solid state image
2 sensor with a per-column ADC architecture, similar to
3 that of Fig. 2, but again modified to implement a
4 column FPN reduction technique in accordance with the
5 present invention. As in Fig. 3, the sensor comprises a
6 matrix of pixels 200, associated read switches 202,
7 vertical shift register (decoder) 204, column element
8 circuits 206 incorporating ADC means, horizontal shift
9 register (decoder) 208 and digital readout bus 210. In
10 addition, each column includes a first chopper circuit
11 214 upstream of the respective column element 206, and
12 a second chopper element 216 downstream of the
13 respective column element 206. The operation of the
14 chopper circuits 114 and 116 is controlled by a common
15 CHOP signal circuit 218.

16
17 The function and operation of the chopper
18 circuits/elements 114, 116, 214, 216 etc. of the
19 present invention will now be described in more detail.

20
21 Referring firstly to Fig. 7, there is shown an
22 implementation of the present invention as applied to
23 each column of a prior art sensor such as that of Fig.
24 2, (i.e. having a per-column ADC architecture). Fig. 7
25 shows one pixel 300 of a plurality pixels which
26 together make up one column of a sensor array, and a
27 column circuit 302. The pixel 300 in this case is an
28 active three-transistor type, comprising a photodiode
29 304, a reset switch transistor 308, a read switch
30 transistor 310 and an amplifying transistor 312, as is
31 well known in the art. As previously noted, the decoder
32 (vertical and horizontal shift registers 14, 16 of Fig.

1 2) allows selective reset of a row of pixels from a
2 reference voltage (VRT) and subsequent read of the
3 light-dependent pixel output voltages.

4
5 In the horizontal direction each of the column circuits
6 includes an ADC element 306 which together convert a
7 row of pixel output voltages to digital form. Each
8 individual column circuit 302 includes a pair of
9 switches 314, 316 to control sampling of the pixel
10 signal voltage (V_{sig}) and the reset voltage (V_{bck})
11 respectively onto a pair of storage capacitors 318
12 (C_{sig}) and 320 (C_{bck}). The switches 314, 316 are
13 controlled by control signals (CDSSIG and CDSBCK) which
14 are activated once per row to store the output voltages
15 of the row of pixels currently being read. The
16 sampling capacitors 318, 320 present their stored
17 voltages to the ADC element 306 whose output controls
18 the access switches of a register of memory elements
19 322. An addressable decoder allows selective read of
20 the memory elements 322.

21
22 Analog to digital conversion is achieved by comparison
23 of the differential input voltage to the ADC 306
24 ($V_{sig} - V_{bck}$) of each column against a global ramp
25 voltage (V_{rmp}) generated by a ramp generator 324, which
26 is swept over a suitable range. When an individual ADC
27 element 306 detects that the ramp voltage is greater
28 than the differential input voltage ($V_{sig} - V_{bck}$) the
29 ADC output changes from a logic low state to logic
30 high. During the ramp voltage sweep a digital word GCC
31 is incremented by counter 325 and made accessible to
32 the memory element 322 in each column. On a low to

1 high transition of a column ADC element 306, the
2 current value of this count is stored by the column
3 memory element 322. The stored count value is then a
4 digital representation of the magnitude of the
5 differential input voltage ($V_{sig} - V_{bck}$). Once the
6 V_{rmp} and GCC sweep is completed, the row of digital
7 codes in the memory elements 322 is read out by
8 addressing the horizontal decoder (18 in Fig. 2).

9
10 The column circuitry and functionality as described
11 thus far in relation to Fig. 7 is conventional, as
12 would be employed in a sensor of the type shown in Fig.
13 2. Column FPN is introduced by mismatches in the
14 column ADC and sampling elements. It has the effect of
15 adding an offset voltage V_{fpn} to each column
16 differential voltage ($V_{sig} - V_{bck} + V_{fpn}$). The
17 voltages V_{fpn} are randomly distributed across the array
18 and their contributions appear as shaded vertical lines
19 in the output image. The main sources of offset are
20 mismatches in the charge injection of the sampling
21 switches and amplifier offsets.

22
23 In the embodiment of Fig. 7, modulation of column FPN
24 is accomplished as follows. The phases of the control
25 signals CDSSIG and CDSBCK for the switches 314 and 316
26 are interchanged after every pair of lines. On odd
27 pair rows operation is as normal; i.e. the pixel signal
28 voltage V_{sig} is stored on the first storage capacitor
29 318 and the reset voltage V_{bck} is stored on the second
30 storage capacitor 320. On even pair rows this phase
31 interchange has the effect of storing the pixel reset
32 voltage V_{bck} on the first storage capacitor 318 and the

1 pixel signal voltage V_{sig} on the second storage
2 capacitor 320. That is, the differential voltage
3 presented to the ADC element 306 is inverted whilst the
4 offsets remain in the same sense: $(V_{bck} - V_{sig} + V_{fpn})$.

5
6 In addition, a first chopper circuit or multiplexer 326
7 at the output of the ramp generator 324 inverts the
8 sense of reference ramp voltage V_{rmp} on even pair rows.
9 Since both the signal and reference are inverted at the
10 ADC element input, the ADC output is also inverted and
11 now produces a one-to-zero transition when the ramp
12 voltage V_{rmp} exceeds the pixel differential voltage.
13 The ADC output is inverted by a second chopper circuit
14 328 after every even row pair to maintain consistent
15 operation of the memory element 322 and GCC. The AD
16 conversion thus provides a digital representation of
17 the value $(V_{sig} - V_{bck} + V_{fpn})$ on odd pair rows and
18 $(V_{bck} - V_{sig} + V_{fpn})$ on even pair rows. This has the
19 effect of modulating the column FPN to a high frequency
20 which can be corrected during subsequent colour
21 reconstruction of the image sensor output signal. The
22 inverting or "chopping" action is performed on a row
23 pair basis in order to avoid corrupting colour
24 information from the Bayer pattern colour filter array
25 of the sensor.

26
27 The various inversion operations are controlled by a
28 CHOP signal. Fig. 7 shows a timing diagram 330
29 illustrating the CHOP signal and the corresponding
30 phase inversion of the control signals $CDSSIG$ and
31 $CDSBCK$. The same CHOP signal also controls the

1 operation of the first and second chopper signals as
2 described above.

3

4 The embodiment of Fig. 7 also makes it possible to vary
5 the chopping action on a frame-by-frame basis; e.g. to
6 chop on even row pairs on even frames and on odd row
7 pairs on odd frames. In this manner, the fixed pattern
8 noise offset on any given pixel changes sign from frame
9 to frame. In a 30 frame-per-second (fps) sensor, all
10 pixels would thus exhibit a 15fps cyclic FPN inversion.
11 Averaging in the retina of the viewer's eye will then
12 help to attenuate the apparent FPN.

13

14 In a monochrome camera, it is possible to chop on a
15 row-by-row basis so as to obtain a high frequency noise
16 pattern which is less noticeable to the eye. A noise
17 pattern of this type may be acceptable in high-
18 resolution monochrome images without the need for
19 additional correction, representing a saving in
20 hardware for single-chip video cameras.

21

22 The present invention is applicable to all solid-state
23 image sensors having a matrix of photosensitive
24 elements (pixels), typically photodiodes, and is
25 particularly applicable to such sensors implemented
26 using CMOS technology.

27

28 The invention may be implemented in other ways, besides
29 that described above with reference to Fig. 7. In
30 general terms, the invention requires a chopping action
31 to be applied to the inputs and outputs of the column
32 circuits of conventional image sensors such as those of

1 Figs. 1 and 2, as illustrated in Figs. 3 and 4. The
 2 "input" choppers (114 and 214 in Figs. 3 and 4) have
 3 the function of inverting the polarity (or logic state)
 4 of the input signal whilst the "output" choppers (116,
 5 216 in Figs. 3 and 4) invert the polarity (or logic
 6 state) of the output signal, both under the control of
 7 the CHOP timing signal. In these examples, when CHOP
 8 is high no inversion is performed and when CHOP is low
 9 the signal polarity is inverted. If the function of
 10 the column circuits (106 and 206 in Figs. 2 and 3) is
 11 considered to be linear (gain and/or delay) with
 12 additive offset noise, then the periodic inversion only
 13 affects the offset. That is, the inversion of the
 14 input signal by the input choppers is reversed by the
 15 output choppers, whilst the offset noise, which arises
 16 within the column circuits, is inverted once by the
 17 output choppers.

18
 19 The function of the conventional column circuits can be
 20 represented generically as:

$$21 \quad V_o(t) = V_i(t)gz^{-1} + V_{off}$$

22
 23
 24 where $V_o(t)$ is the column output signal, $V_i(t)$ is the
 25 column input signal (equivalent to $V_{sig}-V_{bck}$ above), g
 26 is a gain, z^{-1} is a delay and V_{off} is an offset
 27 (equivalent to V_{fpn} above). If the input and output
 28 are multiplied by the function $s(t) = 1$ when $CHOP = 1$
 29 and $s(t) = 0$ when $CHOP = 0$, then:

$$30 \quad V_o(t) = V_i(t)gz^{-1}s(t)s(t) + V_{off}s(t)$$

31
 32

1 which is equivalent to:

2

3

$$V_o(t) = V_i(t)gz^{-1} + V_{off}s(t)$$

4

5 since $s(t)*s(t) = 1$. This demonstrates that the effect
6 of chopping is to invert only the offset term whilst
7 the signal and the transfer function of the column
8 circuit remain unchanged.

9

10 As discussed above, for Bayer pattern colour sensors
11 the CHOP signal should remain high on even pair lines
12 and should remain low on odd pair lines. This is to
13 preserve offsets on Bayer colour cells which occur on a
14 two-pixel repetition pattern in the horizontal and
15 vertical directions. The chopped image can pass
16 through colour processing without the noise information
17 affecting colour reconstruction. The chopped offset
18 noise component can be removed at a later stage by
19 techniques such as spatial low-pass filtering etc.

20

21 As noted above, further improvements can be gained by
22 varying the chopping action on a frame-by-frame basis.
23 For example, by setting CHOP high on even row pairs and
24 low on odd row pairs for even frames, and low for even
25 row pairs/high for odd row pairs on odd frames, the
26 offset noise component for any given pixel changes
27 polarity from frame to frame. In a high frame-rate
28 application, an averaging between successive frames
29 will take place in the retina of the viewer's eye which
30 will attenuate the apparent FPN noise amplitude which,
31 in certain cases, may obviate the need for further FPN
32 cancellation steps.

1
2 As also noted above, for monochrome image sensors, the
3 CHOP signal should be set high on even lines and low on
4 odd lines. The resulting noise pattern can be
5 corrected in a similar way as for Bayer type colour
6 sensors. However, the noise pattern has a higher
7 spatial frequency since it is based on a single row
8 cycle rather than a two-row cycle. The noise pattern
9 is thus less noticeable to the eye and further FPN
10 correction may not be necessary.

11
12 An advantage of the invention is that the offset noise
13 information is modulated to a high spatial frequency
14 where it is no longer correlated with the image. The
15 offset information is therefore present in the image
16 data in a form in which it can be selectively removed
17 without degrading image quality. Prior art techniques
18 of column FPN noise cancellation require special
19 calibration cycles to be performed which slow down
20 sensor operation. A further disadvantage of prior art
21 techniques is that other noise sources may be present
22 during calibration, which are not present during image
23 read-out. These can cause new noise artefacts to be
24 introduced by the compensation procedure.

25
26 The present invention requires a small amount of
27 additional hardware per column in the form of the
28 chopper circuits 114, 116 etc. at the inputs and
29 outputs of the conventional column circuits 106 etc.
30 However, the chopper circuits may be very simple. One
31 example for differential signals ($V_p - V_n$) is
32 illustrated in Fig. 5, comprising a set of four

1 switches controlled by the CHOP signal as shown to
2 provide chopped output signals V_{op} and V_{on} . The
3 differential output is $(V_p - V_n)$ when CHOP is high and
4 $(V_n - V_p)$ when CHOP is low.

5
6 For active pixel sensors, V_p and V_n represent the pixel
7 signal voltage V_{sig} and reset voltage V_{bck} as described
8 above. These signals are stored on two sampling
9 capacitors at two different sampling instants to allow
10 resetting of the pixel. They are later subtracted to
11 remove low frequency pixel noise using a technique
12 called correlated double sampling (CDS). In this case,
13 as described in relation to Fig. 7, no additional
14 chopping switches are needed at the input to the
15 conventional column circuit, since the necessary signal
16 inversion may be achieved by reversing the phasing of
17 the control signals CDSSIG and CDSBCK which control the
18 sampling switches 314 and 316. By removing the need
19 for additional switches, a possible source of charge
20 injection mismatch is avoided. Fig. 6 shows a
21 generalised embodiment of the implementation
22 illustrated in Fig. 7, where like components are
23 designated by like reference numerals. In this case,
24 the specific column/ADC/chopper architecture of Fig. 7
25 is replaced by a generic conventional column circuit
26 332 and an output chopper circuit 334 such as that of
27 Fig. 5. In the case where per-chip ADC is used, the
28 column output chopper circuits may be removed and
29 replaced by a single output chopper circuit (116 in
30 Fig. 3) at the input to the ADC (112 in Fig. 3).

31

1 For sensors having a digital column output, such as in
2 the example of Fig. 4, where the column circuit 206
3 performs the ADC function, chopping of the outputs from
4 the column circuits 206 must operate on logic states.

5 In this case, the output chopper means 216 may be
6 realised by a two-input exclusive-OR function, with one
7 of the inputs connected to the logic output and the
8 other connected to CHOP.

9
10 Fig. 8 shows a further embodiment of the invention
11 applied to a Bayer type sensor. As is well known in
12 the art, a Bayer pattern colour sensor array comprises
13 a repeating pattern consisting two pixels 402, 404 of a
14 first colour (normally green) one pixel 406 of a second
15 colour (normally blue) and one pixel 408 of a third
16 colour (normally red) across two rows and two columns.
17 Each column includes a conventional column circuit 410
18 and signals are read out from the sensor by an address
19 decoder 412. In this embodiment, each column includes
20 a first chopper circuit 414 at the input to the column
21 circuit 410 and a second chopper circuit 416 at the
22 output from the column circuit, as before. In this
23 case, a further multiplexer/chopper 418 is included for
24 each pair of adjacent columns of the Bayer pattern,
25 between the pixel array column outputs and the first
26 choppers 414, and inter-connecting the adjacent
27 columns, so as to switch the adjacent column outputs in
28 accordance with the value of the CHOP signal.

29
30 In this way, successive green channel pixel values from
31 the adjacent columns pass through the same column
32 readout circuit 410 and have exactly opposite polarity

1 offset components. Shuffled colour readout techniques
2 can be applied as well as aiding computation during
3 colour reconstruction. This embodiment is implemented
4 by adding the further chopper 418, crossing the
5 adjacent columns, to the previously described chopped
6 column circuits. Shuffled readout can then be applied
7 to read out all odd then all even columns by addressing
8 the column decoder 412 appropriately. This ensures
9 that all green pixel data from each pair of columns
10 passes through the same column circuitry and is grouped
11 in time.

12

13 It will be understood that the present invention
14 modifies column FPN noise components in output image
15 data in such a manner that, in certain applications,
16 the column FPN noise is "disguised" to such an extent
17 that further FPN cancellation is unnecessary, and also
18 simplifies the subsequent cancellation of column FPN
19 where this is required.

20

21 Image sensors embodying the present invention may be
22 incorporated in a variety of types of imaging systems
23 and cameras.

24

25 Improvements and modifications may be incorporated
26 without departing from the scope of the invention.

1 Claims

2

3 1. A method of operating a solid state image sensor
4 of the type comprising an array of photosensitive
5 pixels arranged in rows and columns and in which pixel
6 data signals are read out from said pixels via column
7 circuits which introduce column fixed pattern noise to
8 said signals, comprising the steps of selectively
9 inverting said signals input to said column circuits
10 and reversing said inversion following output from said
11 column circuits.

12

13 2. A method as claimed in Claim 1, wherein said
14 selective inversion is applied to alternate rows of
15 said pixel data.

16

17 3. A method as claimed in Claim 1, wherein said
18 selective inversion is applied to alternate groups of
19 rows of said pixel data.

20

21 4. A method as claimed in Claim 3, wherein said
22 selective inversion is applied to alternate pairs of
23 rows of said pixel data.

24

25 5. A method as claimed in any preceding Claim,
26 wherein said selective inversion is applied differently
27 to different frames of said pixel data.

28

29 6. A method as claimed in Claim 5, wherein a first
30 selective inversion scheme is applied to alternate
31 frames and a second selective inversion scheme opposite

1 to said first selective inversion scheme is applied to
2 intervening frames.

3

4 7. A method as claimed in any preceding Claim,
5 further including the step of selectively switching
6 outputs from adjacent columns between adjacent column
7 output channels prior to said selective inversion of
8 said signals input to said column circuits.

9

10 8. A solid state image sensor of the type comprising
11 an array of photosensitive pixels arranged in rows and
12 columns and in which pixel data signals are read out
13 from said pixels via column circuits which introduce
14 column fixed pattern noise to said signals, further
15 including means for selectively inverting said signals
16 input to said column circuits and means for reversing
17 said inversion following output from said column
18 circuits.

19

20 9. A solid state image sensor as claimed in Claim 8,
21 wherein said means for selectively inverting said
22 signals includes a first chopping circuit included in
23 each column at the input to each column circuit.

24

25 10. A solid state image sensor as claimed in Claim 8,
26 wherein said sensor is of the active pixel type in
27 which pixel signal voltages and reset voltages are
28 input to said column circuits and wherein said means
29 for selectively inverting said signals input to said
30 column circuits comprise switch means and control means
31 associated therewith for sampling said pixel signal
32 voltages and reset voltages.

1

2 11. A solid state image sensor as claimed in any one
3 of Claims 8 to 10, wherein said means for reversing
4 said inversion comprises at least one output chopper
5 circuit.

6

7 12. A solid state image sensor as claimed in Claim 11,
8 wherein each column of said array includes an output
9 chopper circuit.

10

11 13. A solid state image sensor as claimed in Claim 12,
12 wherein each column circuit includes analog-to-digital
13 conversion means and wherein said output chopper
14 circuit comprises digital inversion means.

15

16 14. A solid state image sensor as claimed in any one
17 of Claims 8 to 13, wherein said selective inversion and
18 re-inversion is controlled by a common chopping signal.

19

20 15. A solid state image sensor as claimed in any one
21 of Claims 8 to 13, further including means for
22 selectively switching outputs from adjacent columns
23 between adjacent column output channels prior to said
24 means for selectively inverting said signals input to
25 said column circuits.

26

27 16. An imaging system incorporating a solid state
28 image sensor as claimed in any one of Claims 8 to 15.

29

30 17. A camera incorporating a solid state image sensor
31 as claimed in any one of Claims 8 to 15.

32




FIG. 1 (PRIOR ART)

THIS PAGE BLANK (USPTO)




FIG. 2 (PRIOR ART)

THIS PAGE BLANK (USPTO)




FIG. 3

THIS PAGE BLANK (USPTO)




FIG. 4

THIS PAGE BLANK (USPTO)




FIG. 5






FIG. 6

THIS PAGE BLANK (USPTO)



THIS PAGE BLANK (USPTO)